An ATM-based enterprise network is constructed by interconnecting ATM switches and attaching host computers directly or indirectly onto the switch. Research on ATM networking has been mature enough for standards and implementation. As the ATM Forum is accelerating its standardization e ort, more and more commercial LAN vendors are introducing ATM products into the market place. In this article, we present key ATM networking components and implementation issues regarding an ATM-based enterprise network, which are essential for a corporate network planner who is considering deploying ATM products. ATM technology departs signi cantly from shared medium LANs and poses challenges for a smooth deployment in a world dominated by IEEE 802.x LAN standards. We will illustrate possible migration strategies of introducing ATM into the desktop computing environment whenever possible.
Introduction
ATM o ers much greater capacity than existing shared medium LANs. It is a exible transport technology which can integrate all types of media such as voice, video and data. Many of the key features of ATM have been standardized by ATM Forum for the purpose of local area desktop computing. Various LAN vendors are actively developing and implementing ATM products into the market.
In this article, we present a uni ed overview of ATM-based enterprise network (or ATM LAN). We will cover key components and issues regarding the implementation of an ATMbased LAN and use commercial ATM LAN vendors' products as illustration. Also, we will cover the latest ATM Forum standardization e orts on tra c management functions and LAN emulation. This article is organized as following. We rst outline the major features of an ATM switch that should be taken into consideration when evaluating ATM switch product used as an enterprise network backbone. Next, we examine the strategies of interconnecting host computers with an ATM switch, i.e. introducing ATM onto desktop. Then we present the ATM tra c service classes and the associated network management functions. Finally, we discuss how to seamlessly support the existing Transport Control Protocol (TCP)/Internet Protocol (IP) in an ATM environment.
Performance Features and Characteristics of ATM Switches
There has been intensive research on ATM switching architectures for the past decade 21]. Some of the proposed architectures in the literature have been developed by vendors and are available in the market now. For a corporate network planner, it is essential to evaluate these commercial ATM switch with some guidelines. In this section, we present major factors that should be considered when an ATM switch is evaluated. These include alternative switching architectures, storage bu er management, multicasting, scalability, tra c performance guarantees, etc. 9].
Time and/or Space Division Switch: An ATM switch can be classi ed as a time division, space division, or a combination of both ( Fig. 1 19] ). In a switch fabric based upon time division, all cells ow across a single communication highway shared by all input and output ports. This communication highway may be either a shared medium or a shared memory. The throughput of this single shared medium or memory de nes the capacity of the entire switch fabric, and xes an upper limit on the capacity for a particular implementation beyond which that switch can not grow. Since every cell ows across a single shared resource, this class of switch may easily support multicast operation. In space division, a multiplicity of paths are provided between the input and output ports. These paths operate concurrently so that many cells may be transmitted across the switch fabric at the same time. The total capacity of the switch fabric is thus the product of the bandwidth of each path and the number of paths that can transmit a cell concurrently. The upper limit on the total capacity of the switch is therefore theoretically unlimited. In practice, however, it is restricted by physical implementation constraints such as device pin count, connector restrictions and synchronization considerations, which together limit the size of the switch fabric. Commercial ATM LAN switches based on space division are HSS switch from Alcatel Data Networks, LattisCell switch (Fig. 3 ) from Bay Networks, etc. There are trade-o s between time-division and space-division based switch design in terms of bus and memory speed requirements, scalability of switch size, internal link blocking, etc.
Memory Speed Requirement: Since memory access time is constrained by the hardware technology, this will set a limit on ATM switch size. Switches based on TDM require memory access speed on the order of N times port bandwidth. Therefore, their switch size will be a ected by memory speed constraint the most. For example, for a TDM sharedmemory ATM switch, let the clock frequency be 100 MHz, or t c = 1 100M Hz = 10ns=cycle for each memory access, then we have the inequality, 2(N B) P 1 tc , where N is the switch size, B is the port bandwidth, P is the bus width and the 2 re ects memory access for both read and write operations. If P = 128 bit wide bus and B = 160 Mbps (including routing overhead for OC-3), then N 40 ports. That is, the switch size is at most 40 if it is based on TDM shared-memory. For space-division switch, each switch module operates on the same order of each port bandwidth and is therefore relatively una ected by memory speed constraint. Internal Link Blocking and Output Port Bu er Contention: Internal link blocking occurs when multiple cells contend for a link at the same time inside the switch fabric. This usually happens in a switch based on space-division when an internal physical link is shared by multiple connections among input/output ports. For example, the LattisCell switch ( Fig. 3 ) from Bay Networks operates at 155 Mbps on each input/output ports. All internal switching fabric links run at 310 Mbps (speed up factor of 2) to help reduce blocking. However, blocking can still occur since at a later stage of switching fabric, it is possible that cells from two links, each carrying 310 Mbps tra c, compete for the same output link. To reduce cell loss, bu ering is used at each binary switch element throughout the fabric. Output port contention occurs when a number of cells arrive simultaneously from di erent input ports, each requesting the same output port. A single output port can only transmit one cell at a time, thus only one cell can be transmitted and the others routed to that output port must either be discarded or bu ered. Output port contention resolution is present for every design of ATM switches.
Cell Routing Mechanism (Self Routing or Label Routing): Self-routing uses a special binary header (in addition to the ve byte cell header) that is pre-pended to each cell at input port before it enters the switching fabric. The extra binary header contains the information that is used to navigate cells through the switch fabric to their destined output ports. Binary or self-routing works by sequentially examining each bit of the special header and switch the cell to either the upper output of the switching element if the bit is 0 or the lower output of the switching element if the bit is 1 (e.g., Banyan family switches such as Banyan, Delta and Omega). The special binary header is, of course, removed at the output port after the cell traverses the switch fabric and is therefore transparent to user tra c. In contrast, in label routing the VCI eld within the header is used by each switching element to make the output link decisions. That is, each switch module stores a VCI in a look-up Single Path or Multipath: Single path provides a unique internal link path for any given input/output pair. Examples are Banyan family switches such as Banyan, Delta and Omega, which are characterized by log 2 n switching stages (n is the switch size). Internal blocking is a problem with these single path switches. To alleviate this problem, a multipath switch provides multiple alternative internal switching paths for a given pair of input/output ports. A well known example is Benes network, which is based on Banyan but with added stages to provide multiple alternative paths. A multipath switch reduces internal link blocking with a connection recon guration algorithm. However, it has the potential of causing cells out of sequence due to di erences in delay among alternative paths.
Bu ering Strategy (Bu er Placement) and Utilization E ciency (Memory Sharing)
Bu ering is required for ATM switch design when multiple cells compete for the same output link at a switch element or output port. The location of the bu ers has a major e ect on the overall performance of the switch and also a ects the complexity of the switch fabric. Fig. 4 19] gives a classi cation of bu ering strategies for ATM switches. The more sharing of memory/bu er among the ATM tra c, the less bu er space is required. But on the other hand, the complexity of control logic goes up as we get more out of the bu er-sharing.
Handling of Multicast Connections: Multicast/broadcast is essential for one to many communication (e.g. desktop video conferencing). Some switching fabrics achieve multicast by rst replicating multiple copies of the same ATM cells and then routing each copy Modularity and Scalability: In order to implement ATM switches of moderate to large size, a modular approach is necessary in which a hierarchy of switching components is created. The most fundamental switching elements are interconnected to form a larger switching structure called switch module. Multiple switch modules can be connected to form an ATM switch. For example, the LattisCell 16 16 ATM switch ( Fig. 3 ) is made by interconnecting 4 4 switching modules and each 4 4 switching module is made by interconnecting 2 2 switching elements. An ATM switch is said to be scalable if it can grow to larger size without being fundamentally limited by the hardware technology. An example of scalable switch is one based on space division (Fig. 3) . A switch based on time-division-multiplexing (shared medium) is not scalable since the memory access speed is constrained by the hardware limitation.
Complexity: Switching architecture complexity in terms of total number of interconnection stages, total number of switching elements, and most importantly, the number of interconnection wires is a measure of implementation cost. completely received, it is immediately sent to the Convergence Sublayer (CS) receiver and then to the host.
There are two important issues concerning the design of host workstation to ATM network interface 13]. The rst concerns the partitioning of protocol (e.g. TCP) processing function between the adapter card and the host processor. Moving part or all protocol processing to the adapter will give better data throughput on the application level. But this is costly and requires extremely careful programming. The second concerns the integration of adapter card to other host subsystems such as memory. The use of Direct Memory Access (DMA) engine will assist the movement of data between host memory and the adapter card's bu er without involving the host CPU. This reduces the number of times of memory bus crossings 2 . Another advantage of using DMA is that DMA transfers data to host memory in parallel with CPU computation without interruption, which means fewer CPU cycles are lost.
An example of commercial ATM adapter card is the FORE's 200-series adapter ( Fig. 6  12] ). As shown in Fig. 6 , the Network Interface section includes the physical layer, which bridges the physical medium dependent layer, such as ber, from the remainder of the adapter. The Control Processor section implements the ATM and AAL layers. An Intel i960 processor performs AAL5 segmentation and reassembly and manages transfer of data between adapter and host computer. The Bus Interface section contains custom bus-speci c hardware for the I/O bus of the host computer (e.g. SBus for Sun SPARCstations, GIO bus for Silicon Graphics 2 Conventional network interface such as Ethernet card will result the data crossing memory bus as many as six times for protocol processing (TCP) for each data transfer 23]. While it is necessary to use ATM adapter cards to connect powerful server machines and high-end workstations directly to the ATM switch to tap the high port bandwidth for better throughput, this may not be the case for most average desktop computers. The reasons are two folds. First, unlike powerful server machines, most desktop computers' software throughput is likely to become a bottleneck when they are directly connected to the switch with a high speed link, say OC-3c ber. This is because the common implementation for a reliable transport protocol such as TCP/IP, which includes packetization, error handling, end-to-end ow control, routing and congestion control, can achieve throughput only a few tens of Mbps 17, 23] . With this throughput, 155 Mbps will certainly overwhelm host CPU. Secondly, installing ATM adapter card on host computer requires replacing existing Ethernet card on host computer and possibly recabling the entire network. The cost of hardware and rewiring workload will surely be too high to be feasible. Therefore, it will be essential to have a more smooth migration path to connect average desktop computers to an ATM switch.
This can be achieved with the use of an ATM hub. An ATM hub replaces the Ethernet hub in the wiring closet and multiplexes multiple Ethernets or Token Ring onto an ATM switch port. There is no need to replace the host's adapter card. Each Ethernet connected to the ATM hub will be dedicated to one host computer with 10 Mbps, which will be satisfactory for . Rewiring is also minimal since only the part of the ATM hub to the switch is rewired with medium such as ber. This recabling operation will not be physically noticeable by the users as does the ATM adapter card.
A commercial example of ATM hub is Bay Network's EtherCell Ethernet-to-ATM switch as illustrated in Fig. 7 4] . As shown in Fig. 7, 12 10Base-T Ethernet ports are available to connect to host computers with dedicated 10 Mbps guaranteed bandwidth. To fully utilize switching capability of ATM and reduce the cost of ATM hub, tra c switching among ports on the same EtherCell ATM hub are performed by the ATM switch, rather by the hub itself. The ATM hub can be placed in the wiring closet where used to host the Ethernet hub. It is connected directly to the ATM switch in the central machine room with ber. EtherCell uses proprietary CelliFrame technology to perform hardware-based conversion between Ethernet frames and ATM cell format. That is, Ethernet frames from the host computer are chopped and formatted into ATM cells and switched through ATM switch while from ATM switch, cells get assembled into Ethernet frames in the EtherCell and delivered to the host computer on Ethernet.
The protocol stack conversion between a host and an ATM switch connected via an ATM hub or with an ATM adapter card can be illustrated in Fig. 8 , where LAN emulation is used (more on LAN emulation in a later section). As shown in Fig. 8 , the protocol conversion between IEEE 802.x MAC frame and ATM cells are performed inside the ATM hub. When ATM adapter card is used, the host is directly connected to the switch and the AAL (segmentation and reassembly) 3 The use of an ATM hub may be analogous to the architectural concept of ber to the curb (or rather to the wiring closet here) while the use of ATM adapter card is analogous to ber to home (or desktop). Available Bit Rate (ABR): Many data communications can tolerate the reduction of their information transfer rate if the network requires them to do so. Likewise, they may wish to increase their information transfer rate if there is extra bandwidth available within the network. Therefore, a service which utilizes the available network bandwidth (i.e. ABR) would be best for this type of service. Examples requiring ABR are data communications applications requiring a reasonable delay performance such as remote procedure call, distributed le service (e.g. NFS), or computer process swap/paging. Tra c descriptors for ABR are Peak Cell Rate and Minimum Cell Rate (MCR). The ATM network will dynamically adjust bandwidth between Peak Cell Rate and Minimum Cell Rate depending on available network resource. QoS parameter for ABR is the Cell Loss Ratio.
Unspeci ed Bit Rate (UBR): A less reliable service than ABR, also called \best e ort service". The UBR service is intended for delay-tolerant or non-real-time applications, i.e. those which do not require tightly constrained delay and delay variations such as le transfer submitted as a background job. Tra c descriptor for UBR is Peak Cell Rate. Since the UBR service class o ers no tra c related service guarantees, no QoS parameters are speci ed.
To successfully support the above ATM layer service classes according to their tra c descriptors and QoS requirements, certain tra c control functions are employed in ATM network. They are Connection Admission Control, Tra c Shaping, Tra c Policing and Congestion Control.
Connection Admission Control: refers to the set of actions taken by the network at the call setup phase (or during call re-negotiation phase) in order to decide whether to establish a Virtual Channel/Path Connection or to reject the call request. A connection request is accepted only when su cient resources are available to establish the connection through the whole network at the required QoS and to maintain the agreed QoS of existing connections. Tra c Shaping: Performed at the user-network interface (UNI) of the ATM network such as ATM adapter cards and hubs to ensure that tra c matches the contract negotiated between the user and the network. Tra c shaping ensures that tra c meets the parameters negotiated at connection establishment. Tra c is shaped according to the Generic Cell Rate Algorithm (GCRA) as speci ed by the ATM Forum 3.1 UNI speci cation.
Tra c Policing: also called Usage Parameter Control (UPC). Performed at the input port of ATM switches to ensure that tra c generated by the user is within the negotiated contract. Should the contract be violated, the ATM switch of ATM network service has the option of either discarding non-conforming ATM cells or tagging them as nonconforming by setting the Cell Loss Priority (CLP) bit to 1 in the ATM header. The leaky bucket scheme is used to performed the policing function. For CBR tra c, a single leaky bucket is required to perform tra c policing, since CBR tra c uses a constant Peak Cell Rate parameter in its network contract. Tra c policing for VBR tra c utilizes two leaky buckets to monitor both the Sustainable Cell Rate over a de ned period of time, and the Peak Cell Rate used by the connection. If either of these parameters is violated, the ATM switch may either discard the cell or mark it as non-conforming.
Congestion Control: Performed by the ATM network of switches to alleviate congestion inside the network. Since the network has allocated guaranteed resource (bandwidth and bu er) for CBR and VBR tra c, their QoS requirements can be satis ed. Since only MCR is guaranteed for ABR, it may experience congestion when it is transmitting at a higher rate. 4 Therefore, it is essential to inform the sources of ABR tra c when congestion occurs so that they may take appropriate actions. Congestion control based on feedback scheme uses a closed-loop feedback control mechanism that allows the network to control the cell emission process at each source. Each virtual connection must have an independent control loop since each connection may follow a di erent path through the network. Two classes of feedback schemes have been proposed: credit-based and rate-based. The credit-based approach is the link-by-link window ow control scheme. Each link in the network independently runs the ow control mechanism 16]. Rate-based schemes use feedback information from the network to control the rate at which each source emits cells into the network on every virtual connection. Basically, the source sends a Resource Management (RM) cell periodically among data cells (or before a threshold time expires) to the destination and the destination returns all the received RM cells to the source. The RM-cells contain important information such as Current Cell Rate (CCR), Minimum Cell Rate (MCR), Explicit Cell Rate (ER) and Congestion Indication (CI). The ABR tra c source may always sends at a rate at least MCR, but never exceeding Peak Cell Rate, and adjusts its rate accordingly through the feedback information (ER and CI) from returning RM cells. Should the RM cell dose not return within a threshold time, the ABR source will also decrease its rate accordingly. During congestion at a switching node, the switch shall use at least one of the following methods to indicate congestion, The switching node sets the EFCI (Explicit Forward Congestion Indication)-bit in the ATM data cell headers; The switching node sets CI=1 in the forward and/or backward RM-cells; The switching node reduces the ER eld of a forward and/or backward RM-cells.
On the destination side, the host shall return all RM cells back to the source. Upon detection of EFCI=1 in the ATM data cell that arrives just before an RM-cell, the destination will mark the CI bit to 1 or reduce the ER level in the backward RM cell.
Supporting TCP/IP over ATM Networks
There are about four million hosts on the Internet today, many of which are running the TCP/IP protocol suite. Fig. 9 shows the OSI and ATM protocol layer reference models. A successful introduction strategy of ATM-based LAN requires that existing services and protocols (i.e. TCP/IP) run transparently over ATM networks. sublayer ( Fig. 10 ) and gives the appearance of a virtual shared medium as IEEE 802.x LAN.
As standardized by ATM Forum 1], a LAN emulation service consists the following three components:
LAN Emulation Server (LES): Provides a facility for registration and resolving MAC address into ATM address; Broadcast/Unknown Server (BUS): Forwards multicast/broadcast frames, and delivering unicast frames for unregistered or address unresolvable LAN host; LAN Emulation Con guration Server (LECS): Locates the LES and obtaining conguration information for each ATM segment.
The three components of LE service can be implemented on a single physical entity or distributed on several physical entities. A device attached directly to ATM switch (e.g. workstation, ATM hub, router) contains a LAN Emulation Client (LEC) (Fig. 11) . The main function of LEC is to communicate with remote LE service components (i.e. LES, BUS and LECS). The LEC is identi ed by two addresses: a unique 6 byte MAC address and a 20 byte ATM address. For unicast tra c, the source LEC rst sends an LE-ARP request to LES, asking for the ATM address of the destination LEC. With the LE-ARP reply from LES, the LEC establishes a direct VC connection to that ATM address and the data frame transfer commences. Should the LES does not get the corresponding address of destination LEC in its address table, the source LEC sends the data frame to the BUS, which broadcasts to all stations on the ATM network. For multicast/broadcast tra c, the source LEC sends the data frame to BUS for broadcast to all attached stations. Only those LEC whose MAC address are part of this group MAC address takes the data frame.
IP over ATM: We may implement classical IP directly over ATM 18] , under which ATM is used as a direct replacement for the \wires" and local LAN segments connecting IP end-stations and routers operating in the \classical" LAN-based paradigm. Hosts of di erent IP subnets must communicate via an intermediate IP router even though it may be possible to open a direct VC between the two IP end-stations over the ATM network. Obviously this approach poses serious limitation. Currently, the Routing Over Larger Clouds (ROLC) working group of IETF has been investigating the possibility to set up direct connections across ATM 15] . With this aim, the ROLC working group is working on a new protocol named \Next Hop Resolution Protocol" (NHRP) which relies on the use of \super" servers. The ultimate goal of the NHRP protocol is to enable a host to bypass some or all of the routers between source and destination hosts by establishing a direct connection through the ATM switches.
Conclusions and Final Thoughts
In this article, we have covered key networking components and issues of an ATM-based enterprise network, including ATM switch, host/network interface, tra c service classes and management functions and software protocols for a smooth introduction of ATM into desktop computing environment.
Early experience in broadband networking shows that data tra c (e.g. information browsing) will continue to be the dominant tra c volume for desktop applications. This reiterates the necessity of seamless integration of existing protocols (TCP/IP) in an ATM environment. As ATM Forum moves rapidly in putting ATM standards into print, we are expecting to see more network vendors enter ATM market place. Also, to compete successfully with alternative networking products such as 100 Base-T Ethernets, switched Ethernets and FDDI/CDDI, it is essential for the ATM vendors to further cut down the costs of ATM products to be more price competitive. Currently, vendors are introducing the use of UTP category 5 cable for 155 Mbps.
This will eliminate the relative expensive operation of electro/optical conversion at both the ATM adapter cards and the ATM switch ports, which is expected to bring down the cost of ATM products signi cantly.
